Reliability Evaluation of Combinational Logic Circuits by Symbolic Simulation